Questions tagged as 'vhdl'

I am doing a VHDL code for a GAL and when compiling the whole project (TOP LEVEL), I get this error: topld: and.vhd: (E476) Output-enabled/tristated signal 'x_3' must be an OUT or INOUT port. topld: and.vhd: (E476) Output-enabled/tristated...